vishnu Prasad.R magesh.V, ashwanth .P, saicharan.S, sakthi.M,. High-Speed Area-Efficient VLSI Architecture of Three-Operand Binary Adder. Annals of RSCB [Internet]. 2021May18 [cited 2024Apr.26];25(6):1984-9. Available from: https://annalsofrscb.ro/index.php/journal/article/view/5739