vishnu Prasad.R, magesh.V, ashwanth .P, saicharan.S, sakthi.M, . “High-Speed Area-Efficient VLSI Architecture of Three-Operand Binary Adder”. Annals of the Romanian Society for Cell Biology, vol. 25, no. 6, May 2021, pp. 1984-9, https://annalsofrscb.ro/index.php/journal/article/view/5739.