Dr. Saminathan V., Jagadesh P. J., Sathosh Kumarr E., Sathish S., Sivasankaran S. “Implementation of 16-Bit Vedic Multiplier in Alu Using Verilog”. Annals of the Romanian Society for Cell Biology, Apr. 2021, pp. 9968-75, https://annalsofrscb.ro/index.php/journal/article/view/3747.