[1]
magesh.V, ashwanth .P, saicharan.S, sakthi.M, . vishnu Prasad.R, “High-Speed Area-Efficient VLSI Architecture of Three-Operand Binary Adder”, Annals of RSCB, vol. 25, no. 6, pp. 1984–1989, May 2021.