[1]
U. Chaitanya, K. Jaya Sankar, M. V. Ramana Murthy, Naraiah R., Dr. Md. Javeed Ahammed, Balaji B., “Design Optimization of Low power VLSI Circuits in Deep Submicron Technology”, Annals of RSCB, pp. 4260–4264, Apr. 2021.