DR. SAMINATHAN V., JAGADESH P. J., SATHOSH KUMARR E., SATHISH S., SIVASANKARAN S. Implementation of 16-Bit Vedic Multiplier in Alu Using Verilog. Annals of the Romanian Society for Cell Biology, [S. l.], p. 9968–9975, 2021. Disponível em: https://annalsofrscb.ro/index.php/journal/article/view/3747. Acesso em: 30 apr. 2024.