vishnu Prasad.R, magesh.V, ashwanth .P, saicharan.S, sakthi.M, . High-Speed Area-Efficient VLSI Architecture of Three-Operand Binary Adder. Annals of RSCB 2021, 25, 1984-1989.