(1)
Dr. Saminathan V., Jagadesh P. J., Sathosh Kumarr E., Sathish S., Sivasankaran S. Implementation of 16-Bit Vedic Multiplier in Alu Using Verilog. Annals of RSCB 2021, 9968-9975.