[1]
Dr. R. P. Meenaakshi Sundhari, F.M.K. 2021. A Fault Tolerant Pipelined Double Precision Reversible Floating Point Adder/Subtract or in FPGA. Annals of the Romanian Society for Cell Biology. 25, 6 (May 2021), 2947–2957.