Main Article Content
In modern days the dual supply voltage methodology is used widely in VLSI design in order to minimize the power dissipation. The conversion from the low to high voltages Level shifters are plays a pivotal role. In this article we proposed a low power and energy efficient level shifter using Wilson current mirror level shifter. The suggested design was implemented in cadence tool with 45nm technology. A power consumption of 2.613nW and a delay of 861.3pS was observed to translateasource voltage of 0.3Vto 1V at 1MHz in 45nm technology.