

A Fault Tolerant Pipelined Double Precision Reversible Floating Point Adder/Subtract or in FPGA

F.Mhaboobkhan, Assistant

Professor

Department of ECE

P.A.College of Engineering and Technology Pollachi, Coimbatore

khanmhaboob@gmail.com

Dr. R. P Meenaakshi Sundhari, Professor,

Department of ECE,

P. A. College of Engineering and Technology,

Pollachi, Coimbatore,

rpmeenaakshi@gmail.com

Abstract: In real world computation, there are two methodologies by which numbers can be stored they are fixed point notation and floating point notation. Floating point operations are used to a greater extent in most of the computational devices. Frequently used operation is Floating point addition and Subtraction. In Applications such as, Digital Signal Processing and Optical computing Speed of operation and low power consumptions are the major criteria. Reversible logic provides a solution for this problem. In this paper a Double precision Pipelined Reversible floating point adder/subtractor (RFP A) is designed using KMD gates. The RFP A has Reversible Conditional swapping, Reversible adder, Reversible Normalization and Reversible round off blocks in it. The Designed RFP A is coded using Verilog and the same has been simulated using Modelsim 10.7c. Parameters such as Maximum operation frequency and logic cell utilization are calculated using Quartus Prime edition 20.2 using 10CX220YF672I5G device with respect to Cyclone 10 GX family. The result has been compared between Single precision and Double precision RFP A which shows that Double precision RFP A has greater operating speed by a factor of 1.1 at the expense of higher logic cell utilization.

Keywords: *Reversible logic, RFP A, Maximum operating frequency.*

I. INTRODUCTION

The roadmap for the semiconductors has predicted beyond the nanotechnology it is highly impossible to shrink the devices. Even if the devices are shrunk it may lead to second order effects. A new technology must be evolved to keep the Moore's law alive. [1,2]. Landauer proved that, any irreversible or conventional computation will dissipate $KT \ln 2$ Joules (k is Boltzmann's constant and T is the temperature) of heat since it loses bit information from input to output transition [3]. Reversible logic is based on one-to-one mapping. A reversible logic circuit has an equal number of inputs and outputs. The input of a reversible circuit can be uniquely identified from its output. [4]. Reversible logic can be used to prevent the loss of information during operations and also used in the emerging technologies like Quantum Computing, Quantum Dot Cellular Automata and Digital

Signal Processing [5]. This fault tolerant /detection approach can be accomplished by parity-preserving gates, where the input parity is equal to the output parity [6].

The arithmetic operation that is performed in most of the DSP processors makes use of floating point operations. Most widely used representation of

floating point numbers is IEEE754standardrepresentation.Thisrepresentedareoftwotypes.
1. SinglePrecisionRepresentation
2. DoublePrecisionRepresentation.
Figure1and2showstherepresentationofboththeformats.




Fig.1.IEEE754singleprecisionfloatingpoint Dataformat




Fig.2.IEEE754DoubleprecisionfloatingpointDataformat

In single precision, there are 32 bits, the MSB bit is sign bit,8 bits are exponent and the last 23 bits are mantissaIn doubleprecision,there are 64bits,the MSBbit is sign bit, next11bits are exponent and the last 52 bits aremantissa. The bitrange of floating point values aredescribed in Table-I. Thebiasvaluefor DoublePrecisionFloatingPointis1023.

TABLE I. BITRANGE OFFLOATINGPOINTVALUES

Precisio n	SignBi t	Exponent	Mantissa
Single	1(31)	8 (30-23)	23(22-00)
Double	1(63)	11(62-52)	52 (51-00)

The paper is structured as follows; Section II reviews a fewreversible logic primitives. Section III explains the reversiblegateusedinthisproposedarchitecture.SectionIVbrieflyoutlines the floating point adder architecture and gives detailsabout its major reversible components. Section V discusses theresultsandSectionVIconcludesthepaperfollowedbyreferences.

II. REVERSIBLELOGICPRIMITIVES

The logic gates that are generally used (AND, OR, NAND,NOR, XOR and XNOR) are irreversible [3].Reversible gatessuch as Feynman, Toffoli, Peres, Fredkin, HNG and TSG aredeveloped by the researchers.These gates are defined by theirnumber ofinputsandoutputs.

A. Quantumcost:

The number of 1×1 and 2×2 reversible gates or quantumgates required in the architecture is known as the quantum costof the reversible gate . The quantum costs of all reversible 1×1and 2×2gatesaretakenasunity[7].

B. Garbageoutputs:

The unusedoutputs foundin reversible circuits are knownasgarbage outputs[6].

C. LogicalCalculations:

LogicalcalculationsreferthetotalnumberofXOR(α),AND(β)andNOT(γ)operationsrequiredto realizethefunction[8].

D. Reversibility:

The function $f(x_1, x_2 \dots x_n)$ of n Boolean variables

is called reversible if the number of outputs is equal to the number of inputs and any input pattern maps to a unique output pattern [9, 10].

E. Universality:

A reversible gate is said to be satisfying universality property only when it could be able to realize NOT, NAND /AND&NOR/OR functions[11].

F. Fault-tolerance:

Fault-tolerance is a method to preserve the same parity between input and output vectors over one to one mapping of the reversible circuit [12-14]. The input and output vectors of any fault-tolerant gates are $I_v\{I_{n-1}, I_{n-2}, \dots, I_0\}$ and $O_v\{O_{n-1}, O_{n-2}, \dots, O_0\}$ where the following must be preserved

$$I_{n-1} \oplus I_{n-2} \oplus \dots \oplus I_0 = O_{n-1} \oplus O_{n-2} \oplus \dots \oplus O_0$$

III. PROPOSED REVERSIBLE GATE

A. KMD Gate 4:

The reversible gates used in this paper are KMD gate. KMD is a 5×5 parity preserving reversible gate. This gate is also known as one through because one of its inputs is also an output. Figure 3 shows the general structure of KMD gate 4.




Fig.3 KMD Gate 4

A single KMD Gate 4 can be used as a full adder. Out of the available 5 inputs, 4 inputs have to be used to make a

KMD gate to work as a 1-bit full adder. The structure of the KMD gate as a full adder is shown in the figure 4.



Fig.4 KMD gate as a Full Adder

IV. FLOATING POINT ADDER/SUBTRACTOR

The procedure for adding/subtracting two floating point numbers in IEEE 754 Double precision format consists of three major steps. Figure 5 shows the Pipelined Architecture of RFPA.




Fig.5 Pipelined Reversible floating point Adder/Subtractor (RFPA)

Two Double precision floating point numbers are fed as the input in IEEE 754 standard. Each number contains a Sign bit, 11 bit Exponent and a 52 bit Mantissa. There are 3 stages of computation, in which a buffer is added at the end of each stage to support pipelining. In the first stage, two exponents are subtracted to check which among them is smaller. The smaller exponent is incremented until it aligns with the larger. Upon incrementing the exponent, the mantissa of the smaller exponent is shifted right to align with the smaller exponent without altering its value. In the second stage, the significands are added using a Reversible KMD adder. In the third stage, the sum is normalized and rounded off to get the desired value. Figure 5 illustrates the Pipelined Architecture of Reversible floating point adder/subtractor.

A. Reversible Compare and Shift unit

The first stage of the Architecture is Compare and Shift operation. The exponents of the two floating point numbers are subtracted. The minuend is two's complemented and the difference is calculated. In this paper, a 1 bit 2's complement Reversible Exponent Subtractor is proposed based on KMD gate 4. The MSB bit of the Exponent subtractor acts as the control input to the swap mantissa block. If $\text{Exponent}(X) > \text{Exponent}(Y)$, the positions of their mantissas are retained as it is; if not, the positions are swapped before passing the same to the next stage. Once they are swapped, for the rest of the computation process, it is assumed that floating point number X has a greater exponent compared to Y . The magnitude of the Exponent subtractor contains the amount by which the Mantissa of the smaller exponent must be shifted.

Once the difference is extracted, it is presented as the input to the Shift Right block, in which the Mantissa (Y) is shifted by the desired value. The Figure 6 shows the RTL schematic of the Compare and Shift block.




Fig.6.RTLSchematicofCompareandShiftblock

B. ReversibleAdder/SubtractorUnit

In order to perform the mantissa addition/subtraction a 52bit carry select adder has been designed using KMD gate 4. The 52bit Carry select adder consists of three separate Reversible Ripple carry adder (RCA). The first lower order 26bits is taken and given as the input to 26 bit RCA (RCA1) and the lower order sum ranging from [25:0] is generated along with an output carry (C1). This Higher order bits from [51:26] is given as the inputs to two separate RCA (RCA2 and RCA3) with each having its initial carry as 0 and 1 respectively. The sum and carry results from RCA2 and RCA3 are multiplexed and selected based on the output carry (C1) generated from RCA1. The structure of a 52 bit Carry select adder is shown in figure 7.

C. ReversibleNormalizationunit and Roundingoff

The third stage of the RFPA is Normalization and rounding unit. The normalization step could be a left shift or a right shift of the mantissa. If the left shift is required for normalization then the leading zeros must be counted based on which the shifting will be carried out which in turn will decrement the exponent.




Fig.7 ReversibleCarrySelectAdder

Similarly if the right shift is required for normalization then the normalization unit shifts the mantissa by single position which in turn will increment the exponent. This step ensures correct value of mantissa and exponent. Finally the rounding off unit rounds off the mantissa based on zero rounding algorithms.

V. RESULTS AND DISCUSSION

The Pipelined Double Precision RFPA is designed and simulated using Modelsim 10.7c. Parameters such as Power, Cell utilization, Timing and Maximum Operating Frequency are analyzed using Quartus Prime Edition 20.2, 10CX220YF672I5G device with respect to Cyclone 10 GX family.

A. SIMULATION OF PIPELINED DRFPA




Fig8. Simulation result of RFPA as adder

The Simulation result of Pipelined RFPA as an adder is shown in the Fig8. The Inputs for the adder are +10.75 and 5.25 given in double precision format. The result obtained has been +16.




Fig.9. Simulation result of RFPA as Subtractor

The Simulation result of Pipelined RFPA as a Subtractor is shown in the Fig9. The Inputs for the subtractor are 2.4375 and -1.75 given in double precision format. The result obtained has been +0.6875.

B. RTL VIEW OF RFPA




Fig.10 RTL schematic of RFPA

The RTL schematic of Pipelined RFPA is shown in Fig 10 after the post layout simulation. It can be seen in the there are three major blocks namely Reversible Compare and Shift, Reversible Floating point adder/subtractor and Reversible Normalization and rounding off separated by buffers to perform Pipelining.

C. CHIP PLANNING VIEW

TheChipPlannergives the visualdisplayofchipresources.




Fig.11ChipPlanner Viewof RFPA

Fig 11 is the view of RFPA in chip planner in which it showslogic placement, logic Block regions, resource usage, routinginformation, fan-ins and fan-outs, paths between registers, andhigh-speed transceiverchannels.

D. POWERANALYSIS SUMMARY

TheTableIIshowsthecomparativestudyofpowerutilizationbetweenSinglePrecisionRFPAandDoublePrecision RFPA. It can be seen from the table that the totalpower dissipation has increased by 4.3% in Double PrecisionRFPA. Fig. 12 shows the graphical representation of DesignedRFPAarchitecture.ThegraphshowsthatSingleprecisionRFPA dissipates lesser power compared to Double precisionRFPAbecauseofthefactthat,duetoincreaseinthenumberof bits the switching activity (Dynamic power) of latter alsogets increased which in turn contributes to the total powerdissipation.

TABLE II. POWERANALYSIS

PowerAnalysis	Single Precision (mW)	Double Precision (mW)	% of Dissipation			
Static PowerDissipation	1.71	4.73	63.84%			
Dynamic PowerDissipation	5.82	9.21	36.8%			
Core DynamicPowerDissipation	25.79	51.97	50.37%			
			Total PowerD	639.	668.26	4.3%

issipati on	49		
----------------	----	--	--




Fig.12Powerutilizationof RFPA

E. UTILIZATIONSUMMARY

TheTableIIIshowstheComparativestudyofSinglePrecision RFPA and Double Precision RFPA with respect tohardwareutilizationwhereasFig13showsthegraphicalrepresentationofthesame.

TABLE III. AREAUTILIZATION

Paramet ers	Singl ePreci sion	Doubl ePreci sion	% ofUtiliz ation
Logic utilizati on	596	2,04 2	71%
Tota lregist ers	265	513	48.3 %
Total pins	97	193	49.7 %

Precision	Value
Single Precision	596
Double Precision	2,042

Fig.13ComparisonofUtilizationSummary

The table lists the parameters compared for hardware utilizations such as Logic cell, Registers and total pins. Comparing with Single Precision RFPA, Double precision RFPA utilizes more number of logic blocks, Register and requires as much as double the number of pins for input and output by 71%, 48.3% and 49.7% respectively.

F. *STATIC TIMING ANALYSIS*

TABLE IV. TIMING ANALYSIS

Static Timing Analysis	Single Precision (ns)	Double Precision (ns)	% of Improvement
Setup time	0.093	0.089	4.3%
Hold Time	0.030	0.022	26.66%
Minimum Pulse width	1.339	1.146	14.4%

The Table IV shows the comparative Static timing analysis for Single precision RFPA and Double precision RFPA whereas




Fig.14 Comparison of Timing Analysis

The Fig 15 shows the Graphical representation of Minimum pulse width required for designed Pipelined RFPA. Fig 14 shows the graphical representation of the same. The setup time is the minimum amount of time before the active edge of the clock that the data should be stable. Similarly, Hold time is defined as the minimum amount of time after the clock's active edge during which data must be stable. From the graph it can be seen that there is considerably improvement in setup time, hold time and Minimum pulse width by 4.3%, 26.66% and 14.4% respectively.




Fig.15GraphicalrepresentationofMinimumPulseWidth

G. MAXIMUMOPERATINGFREQUENCY

TABLEV. MAXIMUMOPERATINGFREQUENCY

Paramete r	SinglePr ecision(MHz)	DoublePr ecision(MHz)
Maximu mOpera tingFreq uency	333.33	370. 3

TheTable VshowsthecomparativestudyofMaximumoperatingfrequencySinglePrecisionRFPA andDoublePrecisionRFPAwhereasFig 16showsthegraphicalrepresentationofthesame.Thegra phicalrepresentationshowsthatthemaximumoperatingfrequencyofDoubleprecision RFPAhasincreasedby afactorof1.1comparedwithSingle precisionRFPA.




Fig. 16 Comparison of Maximum Operating Frequency in differenttechnologies

VI. CONCLUSION

Speed of Operation and area reduction is perhaps the majorconcern in most of the DSP applications. This paper presentsaPipelinedRFPMwhichusesIEEE754standard.AllmodulesofpipelinedRFPMhavebee

ndesignedandsimulatedusingModelsim10.7c.Theparameterssuchasarea,power,cellsutilizationandmaximumoperatingfrequencyhasbeenanalyzedusingcadencegenusssynthesis 14.25 on 180nm and 90nm technology,in which PipelinedRFPM with 90nm technology shows better improvement interms ofArea,Cellsoccupiedby67.17%and4.42%respectively while Maximum operating frequency by a factor of 2.73. The designed RFPM can be used for High speed DSPapplicationssuchasFastFourierTransform,QuantumComputingandOptical Computing

REFERENCES

- [1] Internationaltechnologyroadmapofsemiconductor2.0, EditionExecutiveRe-port.2015
- [2] <https://spectrum.ieee.org/semiconductors/devices/transistors-could-stop-shrinking-in-2021>.
- [3] A.Prasanth, S.Jayachitra, 'A Novel Multi-Objective Optimization Strategy for Enhancing Quality of Service in IoT enabled WSN Applications', Peer-to-Peer Networking and Applications, Vol.13, 2020, pp.1905–1920.
- [4] MichealNachtigal, “Design of Reversible Floating PointAdder Architecture”, 11th IEEE International ConferenceinNanotechnology, 2011.
- [5] A.Kamaraj,P.Marichamy,M.Nagalakshmi@Subraja,“DesignandImplementationofFloatingPointMultiplierinReversibleLogicwithNovelGates”,InternationalConference on Innovationsin EngineeringandTechnology(ICIET),2016.
- [6] Jaichandran R, BagathBasha C, Shunmuganathan K.L, S. Kanaga Suba Raja ‘Sentiment Analysis of Movies on Social Media using R Studio’, International Journal of Engineering and Advanced Technology, ISSN: 2249 – 8958, Volume 8, Issue - 6, pp. 2171-2175,2019.
- [7] Jenil Jain,Rahul Agrawal, ”Design AndDevelopment of Efficient Reversible FloatingPointArithmeticUnit”, FifthInternationalConferenceonCommunication Systems andNetworkTechnologies,2015
- [8] MojtavaValinataj ,MahboobehMirshekar , HamidJazayeri, Novel low-cost and fault-tolerant reversiblelogic adders, Comput. Electr. Eng. J. 53 (2016)56–72.
- [9] D. Maslov , Reversible logic synthesis, TheFaculty of Computer Science, The University ofNewBrunswick, 2003.
- [10] D. Maslov , G.W. Dueck , Garbage in reversible designs of multiple output functions, in:Proceedings of the 6th International Symposium onRepresentations and Methodology of FutureComputing Technologies (RM 2003), Germany,Trier, March2003,pp.162–170.
- [11] Kalyan S. Perumalla, “Introduction toReversible Computing, CRC Press, USA,2014.
- [12] A.Prasanth, 'Certain Investigations on Energy-Efficient Fault Detection and Recovery Management in Underwater Wireless Sensor Networks', Journal of Circuits, Systems, and Computers, Vol. 30, 2020
- [13] A.Prasanth, S.Pavalarajan, 'Implementation of Efficient Intra- and Inter-Zone Routing for Extending Network Consistency in Wireless Sensor Networks', Journal of Circuits, Systems, and Computers, Vol.29, 2020
- [14] A.Prasanth, S.Pavalarajan 'Particle Swarm Optimization Algorithm Based Zone Head Selection in Wireless Sensor Networks', International Journal of Scientific & Technology Research, Vol.8, pp.1594-1597, 2019