

## Design and ASIC Implementation of Efficient 8-bit Integer Division Algorithms

Anusha R Naganur *PG student, Dept. of ECE*

*Dr. Ambedkar Institute of Technology Bengaluru, India [anushanaganur44@gmail.com](mailto:anushanaganur44@gmail.com)*

Dr. Ramesh S, *Professor and Head, Dept. of ECE*

*Dr. Ambedkar Institute of Technology Bengaluru, India [rameshs.hullepura@gmail.com](mailto:rameshs.hullepura@gmail.com)*

**Abstract**— Many algorithms are developed for implementing division in hardware. This paper describes the efficient 8-bit integer division algorithms. The 8-bit division algorithms are intended and enforced Verilog code in activity model. Then the division algorithms are synthesized and enforced on ASIC Implementation. A division could be purposefully a slice of the arithmetic and logic unit and division is the one foremost difficult operation among all the fundamental arithmetic operations. In this paper we have designed 8-bit division algorithm for signed and unsigned numbers that performs specific division operations. When the results are analyzed, comparison of performance parameters (like speed, area, delay and power consumption) are optimized. Verilog Hardware Description Language (HDL) is used to verify the functionality of the considered algorithms and synthesized using cadence tool and the layout has been generated. Nc-launch has been used for simulation, genus for the synthesized design and innovus is used for physical design. Compared to all proposed algorithms the restoring unsigned division algorithm consumes the total power of 0.8107 mW and minimum netlist of 213.

**Keywords**— *Division Algorithms, restoring and non-restoring division algorithms, Verilog, ASCII.*

### I. INTRODUCTION

Since its inception, computers have evolved rapidly. The primary function of computers is to perform mathematical operations to execute programs and applications. Addition, multiplication and division are the three basic arithmetic operations performed by computers. Separation, in addition and multiplication, is a less wasteful operation. Computers, on the other hand, lose capacity if the partition is ignored. Device based partitioning algorithms can be divided into three categories: number iteration, functional iteration, and table-based policies. Each approach has its own set of advantages, but the number of iterative sections is the most commonly used algorithm for division and origin in most floating-point units, because it is straightforward and less difficult. For no repetitive partitioning, recovery and non-retraction algorithms are prototypes. Subtracting the divider from the dividend rather than the divisor is the same division before the remaining amount is less than the divisor. The number of subtractions is that the quotient, and thus the number left is that the rest, this process is extremely time consuming.

Barrier is an important component of equipment and has long been used in advanced signal processing units (DSPs). In high-precision advanced and fast processing (DSP) science processing units, the diaphragm is attached to the indispensable and simple nursing unit. Unlike other scientific processes, this section is characterized by systematic and precise processes that lead to the use of complex devices. Integer division is called integer division. Dividing the whole by two numbers is a number grinding process.

In restoring division, subtraction carry on until there is change in the sign of the fragmented remainder. The modification purpose is instantaneous addition of the divisor and a consequent decrement of the accumulating quotient, ahead the proper shift. In non-restoring division, the change in the sign bit causes a shift consequently in one or more additions up to the sign changes back. The design of fast dividers is an dominant issue in high-speed computing because division accounts for a significant fraction of the entire arithmetic operation.

**ASIC:** In a lath sense, an integrated circuit customized for the specific applications or end use rather than using it for the standardized purpose is usually defines the ASIC (Application Specific Integrated Circuits). Figure 1 shows the timber of ASIC. Due to the application specific custom nature of the ASICs,

they usually compress more functionality at the similar time delay which is much smaller in size, consumed with less power and dissipating lesser heat when compared to a standard IC solution.



Figure 1: A timber of ASIC (Application-Specific Integrated Circuit) chips

ASICs are absolutely different from farther standardized ICs like Microprocessors or storage devices as these are constructed which can be utilized in the wide range of applications. In contrast, an ASIC can only be used in the application it was specifically designed to run.

## II. DIVISIONALGORITHM

Division algorithm repeatedly subtracts the divisor (multiplied by one or zero) from acceptable bits of the dividend. Therefore, subtraction and shift operations are the two primary operations to implement the division algorithmic rule. After every subtraction, the divisor (multiplied by one or zero) is/are shifted to the proper by one bit relative to the dividend. For the circuit implementation, dividend is shifted left instead of shifting the divisor. Integer division in hardware is accomplished and consummated through subtraction and shifting of digits specifically like typical longhand division within the crudest technique, whereas higher ways use algorithms that calculate the result a slew of faster and in countable steps.

The division algorithms repeatedly subtract the divisor from acceptable bits of the dividend. Therefore, subtraction and shift operations are the two primary operations to implement the division algorithms. The code written within the software is implemented using ASIC where the physical design of the proposed algorithms has been generated with optimized power, area, delay and the netlist. During the implementation

Consider the example to division operation using restoring algorithm for unsigned number as shown in Table 1 below where the dividend is taken as 11 that is 1011, divisor is 3 i.e., 0101 and number of bits are 4. When the count or the number of bits value is 0, the remainder is stored with the of A i.e., 00010 and Quotient is stored with the value of Q i.e., 0011.

dividend is shifted left rather than divisor. Table I: Example of restoring division for unsigned numbers

## III. RESTORING DIVISION ALGORITHMS FOR UNSIGNED AND SIGNED INTEGER NUMBERS

In the restoring division method, the width limit comparisons used to obtain a new quote number are a prominent feature of the quote recovery process. In this algorithm the denominator is changed and removed from the divisor. The policy fails at this bit position, and if the divisor is removed and a negative result is obtained for each bit position relative to the divisor, zero is assigned to its equal position. The divisor is added back (restored) to the results of the division operation, then the subsequent highest little bit of the dividend is shifted into the left bit position of the result. The quotient increases from left to right as each part of the dividend is moved from right to left. The partition ends after n moves, where n is the sum of the bits in the partition. Figure 2 describes the complete flowchart for retrieving division algorithms for unsigned integers.

N	A	Q	Operations
4	00000	1011	Initialization
	00001	011_	Shift Left AQ
	11110	011_	A=A-M
3	00001	0110	A[n]=, Q[0]=0, A=A+M ,n=n-1
	00010	110_	SL AQ
	11111	110_	A=A-M
2	00010	1100	A[n]=1, Q[0]=0, A=A+M ,n=n-1
	00101	100_	SL AQ
	00010	100_	A=A-M
1	00010	1001	A[n]=0, Q[0]=1, n=n-1
	00101	001_	SL AQ
	00010	001_	A=A-M
0	00010	0011	A[n]=0, Q[0]=1, n=n-1

The algorithms are coded using FSM Logic which is shown in the figure 3.




Figure2:Flowchartforrestoringdivisionalgorithmsfor unsigned integernumbers




Figure 3: FSM Logic for the restoring algorithm for unsigned integer

The Algorithm for restoring division for signed integer are as follows:

**Step 1:** First, the records are started with the corresponding values  $(A1N-1) = 0$ ,  $A2 [N-1] = dvnd$ ,  $B [N-1] = dvsr$ ,  $Q [2N-1] = 0$  and  $count = 2N$

**Step 2:** The XOR operation then takes place from  $A2$  and  $B$  for  $[N-1]$ , and the value is stored in "Record".

**Step 3:** If the bit of  $A2$  is  $[N-1] 1$ , then run compliment 2 for  $A2$  and add "1", otherwise the left move removes  $B$  from  $A1A2$  and  $A1$ , stores the "T" register and MSB is stored for  $Q$  By bit value  $[N-1]$  for "T".

**Step 4:** Check the bit  $[N-1]$  if  $B$  is 1, fill 2 to  $B$  and add "1", then move  $A1A2$  to the left, subtract  $B$  from  $A1$  and store the "T" record, then  $Q$  Is stored with the bit  $[N-1]$  value for MSB "T".

**Step 5:** Check the most important bit in  $Q$ , if it is a store, the 'T' value in  $A1$  will reduce the count value, if the count value becomes zero, we will exit the loop, or repeat

**Step 6:** Step 4 after 6, after the count value is zero, Check the MSB for "Register", if it is "1" then add 2 for  $Q$  and "1", otherwise the record  $Q$  will contain codeine and  $A$  will have the rest.

Similarly, as in the above considered algorithm, the procedure is carried out in the upcoming considered algorithms where the coding is designed using FSM logic, verified using Verilog, emulated with the Cadence RTL compiler, and implemented in Cadence encounter digital execution tool.

#### IV NON-RESTORING DIVISION ALGORITHMS FORUNSIGNED AND SIGNED INTEGER NUMBERS

If -1, 1 which are the signed binary numbers is considered, then they are pre-owned to describe the content bits, then the non-retrospective division approach has built-in support for the signed number systems. Parameters must be submitted in supplementary form 2 to submit the Number Section (NRTS). During execution, the content bits -1 and 1 are encoded as 0 and 1, respectively. Using the standard format, the signed binary score, i.e.,  $Q$ , is translated as 2 'binary complement. In the non-refundable process for unsigned numbers, the contents in traditional binary number charts are selected as 0 1. Figure 4 shows the complete flow chart of the undetected division algorithm for the signed numbers.

For unsigned numbers, irreversible partition algorithm:

**Step 1:**Format the records with the appropriate values ( $Q$  = dividend,  $M$  = divisor,  $A = 0$ ,  $n$  = number of bits in the dividend).

**Step 2:**If the most important bit of  $A$  is 0, change the  $AQ$  value to the left and remove  $M$  from  $A$ ; Otherwise, if it is 1, change the  $AQ$  value and replace both  $A$  and  $M$  and store the result in  $A$ .

**Step 3:** The lowest bit value of  $Q$  is set to 1 if the most important bit of 1 is 0; If it is one, the less important bit of  $Q$  is set to zero.

**Step 4:** Decrease the amount for counter  $n$ .

**Step 5:** If the value of  $n$  is 0, then we leave the loop; Otherwise, we repeat step 2 from the first.

**Step 6:** Rediscover the tag bit; If it is 1, add  $A$  and  $M$ ; If not, the content will be in  $\log Q$  and the rest in  $\log A$ .




Figure 4: Flowchart for Non-restoring division algorithm for signed integer numbers

## V. CADENCE TOOLOVERVIEW

Figure 5 describes the ASIC design flow in which the engineer firstly defines the features, functionalities and specifications according to the ASIC design rules, then the functionally the design has verified where they generate the RTL code using testbench. Once the RTL code and testbench are obtained then RTL code is converted into the gate-level Netlist using logical synthesis and the chip has partitioned and DFT is inserted to verify the design structure. After the DFT, in the floor planning

The blocks are placed in the chip where it determines the size, place of the gates and connects them with the wires, next in placement standard cells are placed. In the clock tree synthesis, the timing, area, power requirements are met with low power consumption. Finally, the global and the detailed routing is performed where in the global routing it calculates the estimated values and in the detailed routing, the actual delay is calculated and in the final verification undergoes with layout versus schematic, design rule check and logical equivalence checks are verified.

All simulated fragments have been designed to verify whether they are performing as per the requirement or not. Once done with the simulation, the next process is obtaining the power report, timing report, area report and device utilization. This segment re-produces the utilization of tools, simulations and simulated wave forms of each and every fragment constructed to exhibit the functionality of the different division algorithms. Simulation and the synthesis is carried out by using the Cadence RTL compiler. Cadence encounter digital execution tool is used for the ASIC implementation of algorithms.




Figure 5: ASIC Design Flow

In cadence the UI (User Interface) is realistic and dependent on the structures and menus. The libraries and views contain the essential structure blocks usable in the development and plan libraries which exemplifies the plan which comprises of the cells, then the technology document which describes the semiconductor measures.

**NC Launch:** Graphical User Interface (GUI) is transported to design and launch the subsequent tools which has to be simulated and work the bugs out of the design. Design units are checked which executes the syntactic and static semantic using Verilog compiler. The elaborator constitutes a packing order based on information about the configuration and the instantiation in the design system, signal connectivity has been established and all objects in the design computes the initial values.

**Genus:** It is used for synthesis, so to use physical information to drive synthesis but are not interested in creating the physical details. It serves as an analysis tool to help you recognize the difficulties of policies, such as time and power. Design constraints are given and optimization then synthesis is made. If the constraints are not met then further modification in made. As shown below final SDC and netlist file is obtained.

**Innovus:** The Cadence Implementation System family of products provides an integrated solution for an

RTL-to- GDSII design flow. Partitioning floor planning placement CTS and routing and timing closure is made in the innovus.

## VI. EXPERIMENTAL RESULTS AND COMPARISON

In the Verilog hardware definition language, the above algorithms are implemented and tested for functionality (for both signed and unsigned transactions) (HDL). In contrast, all algorithms are taken from identical sources and simulated in a similar context. All prototypes were built with the cadence tool in Verilog HDL and implemented to obtain the physical layout. Figure 5 shows the simulation effects of the proposed division algorithm. Above considered algorithms are non-identical and similar type of simulation is carried out and performance parameters are compared.

### A. Simulation Results




Figure 6: Simulated waveforms of the restoring division algorithms for unsigned integer numbers

All the designs that have been considered for simulation and synthesis are carried out through the cadence tool. The simulation results for the proposed division algorithm are as shown in the figure 6. There are the simulation results for different division algorithms which has designed using an FSM logic. The simulation results of restoring division for unsigned number are shown in fig 6 where the dvdn(dividend),dvsr(divisor), clk (clock),rst(reset) and start are the inputs given to the design when the clock is at the positive edge the start bit will occupy active high pin, after performing complete fsm operation the status which is output pin goes high and the outputs (quot and rmdr) is obtained. In the above example the 8-bit input for dividend is 15(0f in hexa) and divisor is 5 where the output after simulation is quot=3 and rmdr=0. Similarly the same logic is applied to all the algorithms for n-bit integers.

### B. Overall Schematic View

The modules are practically tried after which the plan is combined. The Verilog configuration record and SDC document are given as contribution to the family instrument of rhythm. Comparing library documents are incorporated with the previously mentioned records. The reason for existing is to streamline the plan at the door level and correct the territory, timing, and force requirements.

When the advancement is performed then the netlist record with the relating SDC document is incited for the actual format. TCL orders are applied withinside the technique to envelop the documents and improve.

Once the simulation is done the code is converted into gate level where the netlist has been generated (here the netlist generated by restoring division for unsigned is 213), using the netlist the schematic has been generated as shown in the figure 7. This Netlist contains the information of the cells used & interconnections, cell area used, and other details.




Figure 7: Schematic View of the proposed division Algorithms




Figure 8: Detailed schematic view of the proposed division algorithm

The detailed schematic for restoring division for Signed Integer Numbers, which was checked using Verilog HDL and simulated using Cadence method, with output parameters such as power usage, latency, and area used relative to the other three algorithms. The final stage of the IC design period is tape out. If the simulation is complete, the code is translated to gate stage, where the netlist is created (in this case,

the netlist generated by restoring division for unsigned is 213),[25][26][27] and the detailed schematic is generated using the netlist, as seen in Figure 8.

This Netlist includes information on the cells and interconnections used, as well as cell area and other data. Logic partitioning, floor plan, power plan, positioning, CTS, and routing are also exemplifying of physical architecture. STA is a critical phase in analyzing a design's output in terms of initialization time, hold time, retrieval time, removal time, clock delay, clock skew, and clock instability. Since all of the inspections have been completed, the specification is ready to be shipped to the foundry.

### C. Layout Overview




Figure 9: Layout of the proposed division Algorithms

The netlist and related documents like planning libraries, timing requirements, and LEF records are stacked into the innovus execute. At that point the floor arranging is made by giving the solid perspective proportion for the state of the cells and center usage to educate the carry out ken how thickly pressed the center should be with standard cells. The resulting step is Power arranging, it's far applied to put the force and ground ring round your circuit, and associate that ring to the columns so the phones will be associated with force and ground while they're set withinside theline.Width and separating are determined and that they should be given. Then, the standard cells are situated withinside the plan. With the clock tree union and steering, Multiple enhancements and physically moving standard cells, and incorporating supports for the circumstance, force, and zone streamlining and the great result is acquired and is appeared in the underneath picture. Then the layout has been generated has shown in the figure 9

#### D. Comparison of the proposed algorithms

Table II. Comparative Results Table of the proposed algorithms

<b>Parameter</b>	<b>RUSD</b>	<b>RSD</b>	<b>NRUSD</b>	<b>NRSD</b>
<b>Power(nW)</b>	8.10x10 <sup>+9</sup>	11.81x10 <sup>+9</sup>	9.87x10 <sup>+9</sup>	10.42x10 <sup>+9</sup>
<b>Delay (ps)</b>	4296	2883	4901	3629
<b>Area(cm<sup>2</sup>)</b>	51692.6	516933.6	55451.09	654302.9
<b>Netlist</b>	213	320	233	285

The comparison table consists of the performance parameters i.e., power(nW), delay(ns), area(cm), and the netlist and it comprises of proposed division algorithms i.e., restoring unsigned, restoring signed, non-restoring signed and unsigned. Netlist usually consists the list of components and the nodes. The comparison of the proposed algorithms is as shown the Table II From the comparison the restoring unsigned division consumes of about 8.1nW of the power along with minimum area of about 5316922.6cm and netlist utilization is of about 213 compared to the restoring signed, non-restoring unsigned and non-restoring signed algorithms.

#### CONCLUSION

The design and implementation of efficient 8-bit integer division algorithms is very important and necessary. Although the division is one of the foremost difficult operation of the fundamental arithmetic operations but without division the performance of design may get degraded. In this proposed work, the different efficient 8-bit algorithms are designed and implemented on the cadence tool and it is working properly for the mentioned inputs. In the proposed work, firstly the restoring division algorithms for 8-bit unsigned and signed numbers are designed using Verilog HDL language and simulated, synthesized and implemented using the ASIC flow and the performance parameters are noted to examine the working of the algorithms. Similarly, for non-restoring division algorithms for 8-bit signed and unsigned numbers are carried used the same cadence tool to obtain the physical layout and parameters like power, delay, netlist, area is noted.

A test element has been considered which comprises of approximately 8-bit input data along with clock, reset and start. As the result of the procedures performed, it is found that when the status bit goes high after performing all states functions according to FSM logic, the output has been generated.

After synthesis of the proposed division algorithms, the comparison of performance parameters of different division algorithms has been examined and it is found that the power consumed by the restoring unsigned division is of about 0.81mW with minimum area and limited netlist of about 213 which is comparatively much lesser than restoring signed, non-restoring signed and unsigned algorithms. The gadget use synopsis showed that base assets were burned-through. At last, the ASIC execution of proposed integer division algorithms alongside different modules has been done on Cadence Encounter Digital Implementation apparatus and the GDSII record has been created.

#### REFERENCES

- [1] J. E. Robertson, "A new class of digital division methods," IRE Trans. Electronic Computers, vol. EC-7, pp. 218–222, Sept. 1958.

- [2] D. K. Tocher.; "Methods based on the division and multiplications for standardized digital computers", J. Q. Mechanic, Applications of mathematics, Volume -11, pp. 365-385, 1959.
- [3] E. D. Kinats.; "More advanced division radix which provides a partial reminder" International Transformations, Volume -C18, number 11, October 1969, pp. 925-934.
- [4] A.M. Carver and L.Waycon.; (1982). "Basics of the Very Large-Scale Integrated sys." B. A. Leywes. International 0-202-04359.
- [5] E. R. Baryant.; "Integer multiplication applications along with boolean functions based on the complexity of VLSI Implementations and waveform representation", International Transformations, Volume 41, number 3, March 1992, pp. 206-24.
- [6] B. Parhami, "Computer Arithmetic: Algorithms and hardware design", Oxford university press, New York, 2000.
- [7] W. Cang.; L. Pee.; W. Jang.; and H. Cuang.; "Implementation of one complete cycle of the sixty-four bit/thirty-two-bit Integer divider based on the look-up table sharing algorithms".
- [8] K. Mevin.; 24 October 2004, "Price of the Qaungmire is reduced and ASIC structure implemented with different methods", Field Programmable Logic Array and PL Jourl.
- [9] D. M. Govacerce and L. Tang.; "Binary Airthmetic", K. Morgam Publications in the NY-2005.
- [10] D. M. Govacerce.; M. J. Nuller, "Different real radix and more difficult digit recurrence divider", Int. Conf. based on the particular applications of the systems, processors architectures, 2006, pp 317-32.
- [11] Journal based on the "Digital division design for high level speed very large-scale integrated circuits applications", S. Renapati.; K. B. Khoi.; P. Manoranjan Uni. of the Techno., Burli., Odisha.
- [12] Golshan, K. (2007). Physical design essentials: an ASIC design implementation perspective. New York: Springer. ISBN 0-387-36642-3.
- [13] G. Roldberg.; E. Gven.; M.P. Delsei, "Field Programmable Logic Array design with continuous multiplication and division under the international surroundings", 16<sup>th</sup> International Symp. Based on the FPGA customized Design M/C, AC 2008, pp 186-197.
- [14] J. Kunn.; S. E. Landerswartz.; "Advanced division algorithms based on the non-restoring with modified delay and the power dissipation corrections", 47<sup>th</sup> conference on signals and systems and digital computers, P. Jrove.; AC 2013, pp. 1461-1465.
- [15] J. Kunn.; S. E. Landerswartz.; "Modified non-restoring algorithm which is having double way calculations", International fifty sixth Inter. Mid. Symp. on systems and circuits Columbuus, HO, 2014.
- [16] B. Jovanovic, R. Jevtic and C. Carreras, "Binary Division Power Models for High-Level Power Estimation of FPGA-Based DSP Circuits," IEEE Transactions on Industrial Informatics, vol. 10, no. 1, pp. 393-398, Feb. 2015.
- [17] E. M. Kulisen.; "Rapid Division Algorithms of the arithmetic design and its performance parameter comparative analysis", 25<sup>th</sup> SP and Appl. Based on the Communication Conf., Guldakzong, 2017, pp. 630-633.
- [18] 24-bit Vedic Multiplier Implementation in 32-bit Floating-Point Hard. Divider R C SMannhaunn Dept. of Electronics and Communication Eng., CGE, G. A. Uni. India.
- [19] A Reference on different Division Circuit Designs in Very Large-Scale Integer R. Vemula Dr. Manjunathaa K. Research Scholar, Electronics and Communication Eng.
- [20] Vedic Divider: Journal Arch. (ASIC) for Moderate level Speed VLSI Applications P. Sahha, A. Banerjee, P. Bhattacharyya, A. Danndapat Bengal Eng. and Science Uni., Shibpurra, Howraahh-711104, India.
- [21] Very Large Scale Integrated (Filed Programmable Gate Array) Design for Different Division Design using the Vedic Sutrra 'Dhwajjaam' S. O., S. Lulla, P. Maharashtra Inst. of Tech., Kothrudd, Punne- 39.
- [22] Archeitecture Design and Prediction analysis of Field Programmable Gate Array Based thirty two Bit Airthmetic Logic Unit Using Reversible Gates M.S.Swamynathan, V. Banumathii, Department of Electronics and communication Eng. [2018]
- [23] Design and Implementation of twenty-four-bit Vedic Multiplication in thirty two-bit Floating-Point Hardware Division S R C Hanuman Dept. of Electronics and communication Eng., EGC, G. A. Uni.

Chennai, India [2018-19].

- [24] Priyanka S D1, Dr. Ambresh P Ambalgi<sup>2</sup>, Sujata A A “DESIGN AND IMPLEMENTATION OF 32-BIT UNSIGNED DIVIDER ON FPGA”, 2020 [1]G Student Dept. of ECE Faculty of Engineering and Technology (Exclusively for Women) Sharnbasva University Kalaburagi, Karnataka, India. [2] Assistant Professor Dept. of Electronics Mangalore University, Mangalagangothri Konaje, Dakshinakannada, Karnataka, India and [3] Assistant Professor Dept. of ECE Faculty of Engineering and Technology (Exclusively for Women) Sharnbasva University Kalaburagi, Karnataka, India.
25. Punithavathani, D. Shalini, K. Sujatha, and J. Mark Jain. "Surveillance of anomaly and misuse in critical networks to counter insider threats using computational intelligence." *Cluster Computing* 18.1 (2015): 435-451.
26. Sujatha, K., and D. Shalini Punithavathani. "Optimized ensemble decision-based multi-focus image fusion using binary genetic Grey-Wolf optimizer in camera sensor networks." *Multimedia Tools and Applications* 77.2 (2018): 1735-1759.
27. Chang, Jinping, Seifedine Nimer Kadry, and Sujatha Krishnamoorthy. "Review and synthesis of Big Data analytics and computing for smart sustainable cities." *IET Intelligent Transport Systems* (2020).